Hi! Simply click below and type your query.
Our experts will reply you very soon.
Experience in Design Verification.
oexperience Developing and Working with Object Oriented Verification Languages (vera, Specman, System Verilog, Vmm, Ovm, Uvm)
oa Solid Understanding of Object-oriented Concepts and Experience Designing Class-based Test Benches
oexcellent Written and Oral Communication Skills
ostrong Debugging Skills
ostrong C/c++, Perl, and Scripting Skills
oexperience with Formal Verification Tools, Hardware Design and Debug, Systemc and other Programming Languages are a Plus.
oexperience Working with Ovm, or Specman E is a Plus
oexperience Working with Emulators, Accelerators and Fpga Based Prototyping a Plus
|Experience||2 - 6 Years|
|Salary||5 Lac To 15 Lac P.A.|
|Industry||IT Software - Application Programming / Maintenance|
|Key Skills||Verification Engineering Design engineering c++ Perl Verilog Vmm|
Bangalore Base Company
|About Company||kindly inbox for more company details.|